8256

MULTIFUNCTION UNIVERSAL ASYNCHRONOUS RECEIVER-TRANSMITTER (MUART)

- Programmable Serial Asynchronous Communications Interface for 5-, 6-, 7-, or 8-Bit Characters, 1, 1½, or 2 Stop Bits, and Parity Generation
- Two 8-Bit Programmable Parallel I/O Ports; Port 1 Can Be Programmed for Port 2 Handshake Controls and Event Counter Inputs
- On-Board Baud Rate Generator
 Programmable for 13 Common Baud
 Rates up to 19.2K Bits/second, or an
 External Baud Clock Maximum of 1M
 Bit/second
- Eight-Level Priority Interrupt Controller Programmable for 8085 or iAPX 86, iAPX 88 Systems and for Fully Nested Interrupt Capability
- Five 8-Bit Programmable Timer/ Counters; Four Can Be Cascaded to Two 16-Bit Timer/Counters
- Programmable System Clock to 1 x, 2 x, 3 x, or 5 x 1.024 MHz

The Intel® 8256 Multifunction Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device. It is designed to interface to the 8048, 8085A, iAPX 86, and iAPX 88 to perform serial communications, parallel I/O, timing, event counting, and priority interrupt functions. All of these functions are fully programmable through nine internal registers. In addition, the five timer/counters and two parallel I/O ports can be accessed directly by the microprocessor.






Table 1. Pin Description

Symbol	Pin No.	Туре	Name and Function		
AD0-AD4 DB5-DB7	1-5 6-8	1/0	Address/Data: Three-State Address/Data lines which interface with the CPU lowe 8-bit address/data bus. The 5-bit address is latched on the falling edge of ALE. It 8048 and 8085 mode, AD0-AD3 are used to select the proper register, while AD1-AD4 are used in 8086 and 8088 mode The 8-bit bidirectional data bus is eithe written into or read from the chip depending on the latched CS and RD o WR.		
vii er	p1 en				
Holot e	2 1,36	1 .			
ud-lie - a	CSH .	-			
sum a	** -l.	Ser.			
ALE	9	1	Address Latch Enable: Latches the 5 address lines on AD0-AD4 and CS on the falling edge.		
RO	10	1	Read Control: When this signal is low the previously selected register is enabled onto the data bus.		
o WR -	11	1 1.	Write Control: When this signal is low the value on the data bus is placed into the previously selected register. Pulse provided by the CPU to initialize the system. The MUART remains "idle" until it is reprogrammed by the CPU.		
At the	0-1-	3140			
RESET	0.12	Eler Met s			
CS	. 13	1	Chip Select: A low on this signal enables the MUART. It is latched with the address on the falling edge of ALE and RD and WR have no effect unless CS was latched low during the ALE cycle.		
a selo	s bon	פרשם			
INTA	14		Interrupt Acknowledge: If the MUART has been enabled to respond to interrupts, it puts an RST on the bus for the 8085 or a vector for the 8086. The bit in the interrupt register is reset when the		
d ni-ylea-	3.5	मको र	interrupt is placed onto the bus.		
d INT	15	, 0	Interrupt: A high signals the CPU that the MUART needs service.		
EXTINT	16	11	External interrupt: A high on this pin signals that an external device requests service. EXTINT must be held high until INTA or read interrupt occurs.		
distain-	i rater	r ent			
CLK	17	- 1_	System Clock: This input provides an accurate timing source for the MUART. It must be 1x ₃ , 2x ₄ , 3x, or 5x 1.024 MHz and is used by the baud rate generator and real time clocks.		
07		Land			
RxC	18	1/0	Receive Clock: If baud rate 0 is selected, this input clocks bits into RxD on the rising edge. If a baud rate from 1-0F ₁₆ is selected, this output will provide a rising edge at the center of each received data bit. This output remains high during start, stop, and parity bits.		
in the second					
pbe a-	i does	375			
isht wo	ot-do	A SV			
RxD	19	1.0	Receive Data: Serial data input from the modern or terminal to the MUART.		
GND	-	1	Ground: Power supply and logic ground		

Symbol	Pin No.	Туре	N	
Voc	40	PS	Power: +5	
P17-P10	32-39	NO	Parallel I/O grammed a perform ge for the CPI addition to programme functions counter in munication	
P27-P20	24-31	vo	Parallel VC of this port	
- T			output. Also bidirections lines in Por	
TxD	23	0	Transmit D serial data from the M	
TxC	22	VO	Transmit C this input of mitter on the of 1 or 2 is the user to which is use mitter. If the internal transition	
Part L	total :		characters ted, the inte	
T I	115	100	be reset at	
7172%	nsa e	27-	spike inste low transiti each bit an the center	
CTS	21	L	Clear to Se serial trans character is	
17.71	UNE	-	be sent. A	
5+1	0 74	1 3 3 -	previously	
11 HIS.	2013	100	transmitter	
10 716	or pr	- 22-	when the b	
	ubje it	-10	the first sto	
			must be low will be igno	
d neo	19/101	30 0	LOVEY .	
mon.	151001	27	to so be	
01.00	STINE	21	will a	
Bini F	orer .	-	Tria	
Hapter	6 0	Sedi	s n=	
TOTAL CO	3-1-	30-1	Satoran - "	